Effects of the Error State on Sequential Synchronizers

António D. Reis^{1,2}, José F. Rocha¹, Atilio S. Gameiro¹, José P. Carvalho²

¹Dep. de Electrónica / Instituto de Telecomunicações, Universidade de Aveiro, 3810 Aveiro ²Dep. de Fisica, Universidade da Beira Interior Covilhã, 6200 Covilhã, Portugal

Abstract: In this paper we study the effects of the error state in the jitter behaviour of the sequential synchronizer. We define the correct state as the one where the system arrives due to signal transitions and we define error state as the one where the system arrives caused by noise spikes. We will see that, when the sequential synchronizer is in the error state processes the input signal corrupted by noise with an aggravation of jitter.

1 Introduction.

In this work we will see as the sequential synchronizer can enter in the error state driving to a strong increment of the jitter [1, 2].

In the analog, hybrid and combinational synchronizers which have signal comparator without memory, the output jitter (UI) is mainly function of the input signal to noise ratio (SNR), however in the sequential synchronizer which has signal comparator with memory, the output jitter (UI) is simultaneously function of the input signal to noise ratio (SNR) and also of the signal comparator state Q (correct or error). To illustrate as the output jitter UI is function of the input SNR and of the circuit state Q, we consider the diagram of Fig.1.



Fig.1 Impact of the error state in the jitter

The output Pv is function of the input D (signal corrupted by noise) but also of the flip flop state Q which can be correct QC or error QE.

We observe that the input signal with noise is normally processed in the correct state QC and only during T is processed in the error state QE. So normally Pv depends on the input D and on the correct state QC, but during the error pulse time PE the output Pv depends on the D input SNR and on the error state QE. This error pulse is an extra contribution to a great increment of the jitter.

The synchronizer that we go present uses the flip flop D with XOR as phase comparator to produce the variable pulse Pv and a delay circuit with XOR as monostable to produce the fixed pulse Pf. This pulse Pf annuls the DC component of the pulse Pv.

The correct pulse PC due to the signal transitions is previsible then can be generated simultaneously a reference pulse that annuls the effect DC. However the error pulse PE due to noise spikes is unexpected, then we can't generate a reference pulse to annuls the DC component what perturbs the VCO increasing its jitter.

2. Sequential symbol sinchronizers.

2.1. Sequential synchronizer of both transitions

We consider the sequential symbol synchronizer of both transitions which is based on the comparison of a variable pulse Pv produced by the phase comparator against a fixed pulse Pf produced by a monostable (Fig.2) [3].



Fig.2 Sequential symbol synchronizer of both transitions

At the equilibrium point, the variable pulse Pv has the same area of the fixed one Pf, so the DC component is zero and the VCO oscillates in its free-running frequency fo.

When the clock frequency diminishes and the clock delays, the variable pulse Pv becomes greater than the fixed pulse Pf then the error signal P is positive what increases the VCO frequency, advancing it until Pv equates Pf. On the other hand if the clock frequency increases and the clock advances, the variable pulse area Pv becomes minor than the fixed pulse Pf then the error signal P is negative what decreases the VCO frequency, delaying it until Pv equals Pf. Fig.3 illustrates as a noise spike produces a error pulse which can be single (P.E.S.) when the sequence is favourable or duple (P.E.D.) when the sequence is unfavourable.



Fig.3 Waveforms at the sequential symbol synchronizer of both transitions

In the first situation (last figure left), the noise spike is ignored due to the noise margin of the gates, however can create a little perturbation P. In.

In the second situation (centre), the noise spike drives to the error state whose effect finish in the next data transition (favourable sequence 101 ...), then produces a single error pulse P.E.S. of value T/2.

In the third situation (right), the noise spike drives also to the error state, but its effect now only finishes in the next clock positive transition (unfavourable sequence 110011 ...), then produces a duple error pulse P.E.D of value 2*T/2 which aggravates the jitter.

From this analysis we observe that for low SNR, the noise spikes drives to the error state provoking a jitter increment. However for high SNR the low noise spikes are ignored by the gates noise margin.

2.2. Sequential synchronizer of positive transitions

We go still to present the sequential symbol synchronizer of positive transitions, which it is based in the same principle of the one based on both transitions (Fig.4).



Fig.4 Sequential symbol synchronizer of positive transitions

Here the variable pulse Pv and the fixed one Pf are compared only when a data positive transition occurs. This circuit is helpful to better understand the effects of the error state in the sequential

synchronizer. Many others sequential synchronizers could be used as example.

3. Tests, design and results

3.1. Test setup

To get the jitter-noise curve of each synchronizer we used the setup of Fig.6 [5].



The signal to noise ratio SNR is given by Ps/Pn, where Ps is the signal power and Pn is the noise power. They are defined as Ps=Aet² and Pn=No.Bn= $2\sigma n^2 \Delta \tau Bn$. Aef is the RMS amplitude, Bn is the noise bandwidth, No is the noise power spectral density, σn is the noise standard deviation and Δt is the sampling period (inverse of samples per unit time). Here we did not use the prefilter (PF(s)=1)[4].

3.2. Jitter measurer

The jitter measurer (METTER) of Fig.7 consists of a RS flip-flop which detects the recovered clock phase variation (VCO) relatively to the fixed phase of the emitter clock. That relative phase variation is the recovered clock jitter.



The blocks convert this phase variation into an amplitude variation which is the jitter histogram.

3.3. Loop parameters design

To perform comparisons, it is necessary to design all the synchronizer loops with identical linearized transfer functions. The loop gain is given by Kl=Kd.Ko=Ka.Kf.Ko where Kd is the phase detector gain, Ko is the VCO gain and Kf is the phase comparator gain. However Ka is the controlling parameter that acts on the root location to allow the desired characteristics.

To test the synchronizer we used a normalized baud rate tx=1Baud which simplifies the analysis giving normalized values for the others parameters. So we used a clock frequency fCK=1Hz, an external noise bandwidth Bn=5Hz and a loop noise bandwidth Bl=0.02Hz.

The output jitter is function of the input SNR UI=f(SNR). The relation between SNR and standard noise σn is SNR = Ps/Pn = Aef²/No.Bn = Aef²/($2\sigma n^2 \Delta \tau Bn$) = $(0.5)^2/(2\sigma n^2*10^{-3}*5) = 25/\sigma n^2$. We used only the first order loop with an insignificant filter F(s)=0.5Hz

- 1st order loop

In the 1st order loop the filter F(s)=0.5Hz eliminates the high frequency, but mantains the loop characteristics. This cut-off frequency is 25 times higher than Bl=0.02Hz. The transfer function is $G(s) = \frac{KdK_0}{K}$

$$H(s) = \frac{G(s)}{1+G(s)} = \frac{KdKo}{s+KdKo}$$
(1)
and the loop noise bandwidth is
$$Bl = \frac{KdKo}{4} = Ka\frac{KfKo}{4}$$
(2)

so for the sequential SLL (Symbol Lock Loop) of both transitions we have

$$Ka \frac{KfKo}{4} = Ka \frac{(1/2\mathbf{p})2\mathbf{p}}{4} = 0.02$$
Hz --> Ka = 0.08 (3)

and for the synchronizer of positive transitions we have

 $Ka \frac{KfKo}{4} = Ka \frac{(1/4p)2p}{4} = 0.02 \text{Hz} \longrightarrow \text{Ka} = 0.08*2 \quad (4)$ The 2nd order loop is also used in many applications 3.4. Results

Fig.9 show the clock output jitter UI (RMS Unit Intervals) as function of the input SNR (signal to noise ratio). We tested the sequential synchronizer of both transitions (tx) and the synchronizer of positive transitions (txp) with the sequence one "1" one "0" alternated (1U1Z) and with the sequence two "1" two "0" alternated (2U2Z).



We verified that for the synchronizer of both transitions, the jitter-noise curves are good for the favourable sequence 1U1Z, but there is an aggravation with the unfavourable sequence 2U2Z.

For the synchronizer of positive transitions the sequences (1U1Z, 2U2Z) are unfavourable and then the jitter noise curves are bad.

4. Conclusions.

The sequential synchronizers, particularly the ones based in pulses comparison (triggered by VCO), posses jitter-noise curves which depends on the input sequence type.

We know that the error signal perturbations are applied to the input of the VCO originating jitter in its output. We noticed those perturbations are provoked by the input noise which manifest directly or indirectly driving to the error state, generating single error pulses P.E.S. and duple error pulses P.E.D.

The favourable sequences (101 ...) generates predominantly single error pulses and the unfavourable sequences (110011 ... or pseudo-random) generates predominantly duple error pulses that aggravates the jitter.

In the positive transition synchronizer the number of transitions considered are only half of the case of the both transitions synchronizer. So the both transitions synchronizer has a jitter performance better than the positive transitions synchronizer.

When the number of the signal transitions diminishes, decreases the probability of the single error pulses and increases the probability of the duple error pulses, which aggravates the jitter.

Acknowledgments.

The authors are thankful to the program FCT (Fundação para a Ciência e Tecnologia) for financial support.

References.

[1] – Werner Rosenkranz, "Phase Locked Loops with limiter phase detectors in the presence of noise", IEEE Transactions on Communications com-30. October 1982.

[2] - H. H. Witte, "A Simple Clock Extraction Circuit Using a Self Sustaining Monostable Multivibrator Output Signal". Electronic Letters, October 1983.

[3] - Charles R. Hogge, "A Self Correcting Clock Recovery Circuit", Journal of Lightwave Technology, Dec. 1985.

[4] – A. D. Reis, J. F. Rocha, A. S. Gameiro, J. P. Carvalho, "Effects of Prefiltering on the Symbol Synchronizer Performance", Revista do DET p.90, Univ. Aveiro, September 2000.

[5] – A. D. Reis, J. F. Rocha, A. S. Gameiro, J. P. Carvalho "A New Technique to Measure the Jitter", III Conference on Telecommunications p.64, F. Foz-PT 23-24 April 2001.